



COIN-3D

Collaborative Innovation
in 3D VLSI Reliability

Custom Tool Development Strategies for Chiplet Reliability

Task 2.3: Expert Webinars

M05 – M18

Date: Fri, 28th March 2025 12:00 - 13:15 CET



Funded by
the European Union

Agenda

- Introduction : *Dr George Floros*
- CoMeT: Interval Thermal Simulator for 3D ICs: *Dr Anuj Pathania*
- Physical Hierarchy Exploration of 3-D ICs: *Prof Alberto Garcia-Ortiz*
- PROTON: Physics-Based Electromigration Assessment on Modern VLSI Power Grids: *Dr Olympia Axelou*
- Q&A



Funded by
the European Union

COIN-3D Webinar Series

- COIN-3D goal:
 - Research and knowledge exchange in the 3D VLSI domain.
- **Webinar 1 (M05)** – Machine Learning Applications in EDA for Chiplet Reliability 
 - Check our YouTube channel for the webinar
- **Webinar 2 (M07)** – Custom Tool Development Strategies for Chiplet Reliability
 - You are here
- **Webinar 3 (M15)** – Reliability Assessment in Emerging Technologies: Beyond 2.5/3D Chiplets (Upcoming)



CoMeT: Interval Thermal Simulator for 3D ICs



Funded by
the European Union


About

- Originally from New Delhi, India.
- Ph.D. from Karlsruhe Institute of Technology
- Started in University van Amsterdam (UvA) @ Sep 2020
- Area of Expertise
 - Low Power Design
 - Embedded Systems
 - Electronic Design Automation




Funded by
the European Union

Von Neuman Architecture



2D Processors

Main Memory



CPU

**Motherboard
(Interconnect)**



Funded by
the European Union

Source: Wikipedia

High-End Applications

3D Games



Image
Recognition



Speech
Recognition




Virtual Reality



Augmented
Reality




High-Def Video







Funded by
the European Union

Source: Wikipedia


Memory Bottleneck



Memory-Wall Driven Processor Evolution



Thermal Problem




Heat is the **No.1** enemy of high-performance processors.



Funded by
the European Union

Source: Wikipedia

3D Stacked Processor




Funded by
the European Union

intel®




Source: Wikipedia

Reliability Challenges



Hard Reliability




Soft Reliability




Need for Thermal Simulations

- Many real-world processors have thermal sensors.
 - However, resolution is not very high – spatially and temporally.
- Almost all thermal-related research done on Simulators.




Need for Reliability Simulations

NBTI-Induced Aging for a CPU Pipeline



CoMeT: Interval Simulation Toolchain



An EDA toolchain for integrated core-memory interval thermal simulations of 2D, 2.5, and 3D multi-/many-core processors




Funded by
the European Union

Simulation Example

Arch. type: 3D-stacked, Core: 2x2x2, Memory: 4x4x8

Time step = 1 ms

Heat Sink at top



3D-stacked architecture temperature map



Physical Hierarchy Exploration of 3-D ICs



Funded by
the European Union

Acknowledge




- Nesara Eranna Bethur, Anthony Agnesina, Sung Kyu Lim
- Francky Catthoor, Dragomir Milojevic, Manu Komalan, Moritz Brunion
- Matheus Cavalcante, Samuel Riedel, Luca Benini
- Moritz Brunion, Alberto Garcia-Ortiz



Funded by
the European Union

Hierarchical approach

- Subdivide complex, manycore, large-memory giga-scale designs into sub-blocks



- Independently synthesized and physically placed-and-routed as separate design units.
- Recombined into subsequent runs of higher-level blocks. Repeated as the hierarchy is traversed up to the top level.
- **Standard methodology in 2D. How to perform it in 3D?**



Benefits hierarchical approach

- Large designs can be implemented with acceptable **runtime** and memory usage
 - **Reuse** of identical blocks (e.g. multicore)
 - **Concurrent implementation** of design tasks across multiple development teams
 - Elegant implementation of third-party intellectual property (**IP**) blocks
-
- **But:** budgeting for block-level timing constraints
 - **But:** Setting appropriate hierarchical physical constraints



3D Design flows

- Sequential-2D flows
- Macro-3D flow
- Hier-3D flow

	Sequential-2D	Macro-3D [12]	Hier-3D
key idea	implement two 2D dies separately	holistic memory-on-logic	hierarchy scheme for 3D
3D stack	two separate dies	double metal stack	double metal stack
main strengths	reuse of 2D environment, macros and standard cells in both tiers	full utilization of metal resources	full utilization of metal resources, maximize silicon area utilization
main weakness	dies are designed separately: limited optimization	limited to memory-on-logic: best suited for equal die area	inherently hierarchical: best suited for large designs
restricted partitioning	no	yes	no
holistic routing	no	yes	yes
utilize unused space	no	no	yes



3D Design flows

- Sequential-2D flows

- Separate implementation of stacks (defining vertical pins)
- **Strength:** No restrictions for partitioning
- **Limitation:** Critical partitioning step
- **Limitation:** Complex modeling of constraints
- **Limitation:** No reuse of BEOL resources

- Macro-3D flow

- Hier-3D flow




3D Design flows

- Sequential-2D flows
- Macro-3D flow
 - 2D tools are made aware of complete die stack
 - **Strength:** Complete view of timing and BEOL (metal reuse)
 - **Strength:** Full PR optimization (incremental synthesis)
 - **Limitation:** Focus on Memory-on-Logic
 - **Limitation:** Unused space in tier
- Hier-3D flow



Macro-3D: Overview


- Floorplan
- 2D Projection
- 2D P&R and sign-off
- Separation




- Create full BEOL
- Create IP with projection



Macro-3D: Preparation





Macro-3D: Final step





Hier-3D: Idea

- Combine advantages of Sequential-3D and Macro-3D
- 3-D bottom-up hierarchical implementations composed by cycles/iterations





Hier-3D: Idea

- Combine advantages of Sequential-3D and Macro-3D
- 3-D bottom-up hierarchical implementations composed by cycles/iterations




Hier-3D: Idea

- Combine advantages of Sequential-3D and Macro-3D
- 3-D bottom-up hierarchical implementations composed by cycles/iterations





Hier-3D: Idea


- Combine advantages of Sequential-3D and Macro-3D
- 3D bottom-up hierarchical implementations composed by cycles/iterations
- Each iteration like Macro-3D
 - Full routing in one tier
 - Stack inversion for next iteration



Hier-3D: Physical View



stack
inversion




Hier-3D: Summary of methodology

- 3D **bottom-up hierarchical** implementations
- **Reusing the unassigned area** of preceding hierarchy levels
- Hierarchical **multitier** standard cell placement, greatly expanding the design space of 3D ICs
- Requires:
 - RTL clustering, 3D logic-on-logic floorplanning, and holistic 3D physical implementations
- Optional:
 - Automatic floorplaning, whitespace modeling to propagate the physical shapes of the standard cells




Hier-3D Methodology. Key Steps

- Define number of cycles/iterations according to the hierarchy depth
- Per iteration, synthesized block-level designs are prepared with 3-D floorplanning, 3-D P&R, and abstracted through physical and timing constraints propagation.
- Stack and abstractions are inverted to enable standard cell placement on the opposite die at the upper hierarchy level
- Optional automatic floorplan generator and whitespace modeling



Semi-automated floorplaning: Clustering

- Block generation can be done manually (hierarchy) or automatically
- Sub-block creation using clustering based on size of soft-blocks



input: netlist N , area threshold t

output: clusters from $\text{cluster}(N \setminus \text{macros}(N), t) \cup \text{macros}(N) \cup$ remaining set of unclustered cells

cluster(O, t):

$C = \emptyset$

if $\text{area}(O) \geq t$ **then**

$Q = \text{sub-modules}(O)$; sort Q by decreasing area

if $\text{area}(Q) \geq t$ **then**

for q in Q **do**

$R = \text{sum of } \text{area}(i) \text{ for } i \text{ after } q \text{ in } Q$

$C = C \cup \text{cluster}(q, t)$

if $R < t$ **then**

break

end if

end for

else

$C = O$

end if

else

$C = O$



end if

return C



Semi-automated floorplaning

- Initial FM partitioning, initial 3D placement
 - Simulated annealing: macros
 - Simulated annealing: full
-
- Assign location to bumps minimizing cost (as Sequential-3D)
 - Automatic placement of bumps may require KoZ and dedicated optimization




Results MemPool

- Large PPA improvements
- Shared BEOL
- Reduction of congestion in cluster
- Repeaters to reduce detours



MemPool Cluster	2D	Seq-2D	Macro-3D	Hier-3D
metals used	6	6 (bot) 6 (top)	6 (bot) 6 (top)	6 (bot) 6 (top)
silicon area	1	1.49	1.14	0.75
total WL density (%) bot/top	1 56.2	0.87 50.8/22.6	0.80 62.4/29.6	0.71 84.4/53.4
buffer count	1	0.91	0.67	0.61
# F2F bumps	-	130K	813K	482K
effective freq	1	1.00	1.05	1.42
total power	1	0.98	0.89	0.80
power × delay	1	0.98	0.85	0.57
die cost	1	1.57	1.19	0.79
power perf cost	1	0.65	0.99	2.22
runtime	1	1.09	0.91	0.68



Results MemPool




Results: Cortex-A53 4-cores



Cortex-A53	2D	Seq-2D	Macro-3D	Hier-3D
metals used	8	7 (bot) 6 (top)	7 (bot) 6 (top)	6 (bot) 7 (top)
silicon area	1	1.21	1.21	0.95
total WL	1	1.02	0.97	0.94
density (%) bot/top	77.5	73.7/62.6	72.1/62.5	81.0/90.7
buffer count	1	1.15	1.05	0.98
# F2F bumps	-	22K	81K	74K
effective freq	1	0.93	0.95	1.33
total power	1	1.14	0.97	0.97
power × delay	1	1.22	1.02	0.73
die cost	1	1.13	1.13	0.91
power perf cost	1	0.78	0.87	1.51
runtime	1	1.12	0.89	0.82



Results: Mali-G52



Mali-G52	2D	Seq-2D	Macro-3D	Hier-3D
metals used	8	7 (bot) 6 (top)	7 (bot) 6 (top)	6 (bot) 7 (top)
silicon area	1	1.45	1.45	0.99
total WL	1	0.88	0.86	0.98
density (%) bot/top	77.7	74.5/31.3	74.3/31.3	78.1/70.2
buffer count	1	0.93	0.93	0.97
# F2F bumps	-	56K	325K	149K
effective freq	1	0.98	0.95	1.15
total power	1	1.14	0.96	0.98
power × delay	1	1.16	1.01	0.85
die cost	1	1.35	1.35	0.95
power perf cost	1	0.64	0.73	1.24
runtime	1	0.99	1.08	0.81



Conclusions: Hier-3D

- Full-chip RTL to GDSII physical design solution for the exploration of 3D design using commercial tools
- 3-D **bottom-up hierarchical** implementations
- **Reusing the unassigned area** of preceding hierarchy levels
- Hierarchical **multitier** standard cell placement, greatly expanding the design space of 3-D ICs
- Contributions:
 - RTL clustering, 3-D logic-on-logic floorplanning, and holistic 3-D physical implementations
 - Automatic floorplaning, whitespace modeling




PROTON: Physics-Based Electromigration Assessment on Modern VLSI Power Grids




Funded by
the European Union

Electromigration (EM) Stress



[1]



[1] J. Lienig and M. Thiele, Fundamentals of electromigration-aware integrated circuit design. Springer International Publishing, 2018.




Funded by
the European Union

PROTON: Physics-Based Electromigration Assessment on Modern VLSI Power Grids


Olympia Axelou

Long-term Reliability of Power Grids

- Phenomenon of EM
 - Caused by the **continuous downscaling of the ICs** and the **simultaneous increase of currents**
- **Major concern** for nanometer-scaled Integrated Circuits (IC)
 - Process variation in modern technology nodes
- Has been included in the **IC design flow**
 - Traditional methods are **incorrect** for modern interconnects (e.g., Black's equation and Blech's criterion)



Addressing the gap: A free physics-based EM



Democratizing EM Analysis

- PROTON's goal aligns with **open-source strategies** from EU
 - (e.g., EuroEXA, CONVOLVE) and large-scale EDA projects in US (e.g., OpenROAD)
- Enabling smaller design teams and individuals to benefit from cutting-edge EM analysis
 - Fostering **innovation and collaboration** within the EDA community

Open source software strategy

The European Commission will further encourage and leverage the transformative, innovative and collaborative potential of open source.



OpenROAD

Democratizing Hardware Design

The OpenROAD™ project attacks the barriers of Cost, Expertise and Uncertainty (i.e., Risk) that block the feasibility of hardware design in advanced technologies.



Funded by
the European Union

PROTON: Physics-Based Electromigration Assessment on Modern VLSI Power Grids

Olympia Axelou

PROTON – Overview

Very fast
EM analysis



Open-source

Cross-
platform

Intuitive UI

High level of
integration

Graphical-user
interface



Command-line
interface



Funded by
the European Union

PROTON: Physics-Based Electromigration Assessment on Modern VLSI Power Grids
Olympia Axelou

The core of the tool

✓ Robust methods

✓ Low complexity

Korhonen's equation w/
line boundary conditions

+

FDM Discretization into
 n discretization points

$$\dot{\sigma}(t) = \mathbf{A}\sigma(t) + \mathbf{B}\mathbf{j}$$

Line Analysis

$$\sigma(t) = \mathbf{V}\mathbf{L}(t)\mathbf{V}^T\mathbf{B}\mathbf{j} \quad [1]$$

$$\mathbf{L}(t) = \text{diag}\left(t, \frac{e^{\lambda_2 t} - 1}{\lambda_2}, \dots, \frac{e^{\lambda_n t} - 1}{\lambda_n}\right)$$

$$\mathbf{V}^T \mathbf{r} \Leftrightarrow \text{DCT}(\mathbf{r})$$

$$\mathbf{V} \mathbf{r} \Leftrightarrow \text{IDCT}(\mathbf{r})$$

$O(n \log n)$

Completely **parallelizable**
for different lines in the
under-test power grid


[1] O. Axelou et al., A Novel Semi-Analytical Approach for Fast Electromigration Stress Analysis in Multi-Segment Interconnects. ICCAD, 2022.

State-space model

$$\dot{\sigma}(t) = \mathbf{A}\sigma(t) + \mathbf{B}\mathbf{j} \quad [2]$$

$$\mathbf{y}(t) = \mathbf{L}\sigma(t)$$

Stress is more pronounced
at vias and endpoints



[2] O. Axelou et al., Fast Electromigration Stress Analysis Using Low-Rank Balanced Truncation for General Interconnect and Power Grid Structures. Integration Journal, 2023.

Vias Transient Analysis




Funded by
the European Union

PROTON: Physics-Based Electromigration Assessment on Modern VLSI Power Grids

Olympia Axelou

PROTON – C++ Kernels





PROTON Flowchart

✓ Easily Integratable

✓ Highly automated

SPICE file

```
R9833 n2_10366_7174 n2_10366_7178 2.539683e-03
R9834 n2_10366_7270 n2_10366_7329 3.746032e-02
R9835 n2_10366_7329 n2_10366_7362 2.095238e-02
R9836 n2_10366_7362 n2_10366_7376 8.888889e-03
R9837 n2_10366_7376 n2_10366_7399 1.460317e-02
R9838 n2_10366_7399 n2_10366_7545 9.269841e-02
R9839 n2_10366_7545 n2_10366_7578 2.095238e-02
R9840 n2_10366_7578 n2_10366_7761 1.161905e-01
R9841 n2_10366_7761 n2_10366_7794 2.095238e-02
R9842 n2_10366_7794 n2_10366_7977 1.161905e-01
R9843 n2_10366_7977 n2_10366_8010 2.095238e-02
```

JSON configuration file On Open

```
{
  "line": {
    "technology": "Cu00",
    "temperature": 378,
    "width": 10
  },
  "discretization": {
    "parameter": "points",
    "points": 10000
  },
  "analysis": {
    "time": 1e5,
    "method": "numerical",
    "numerical": {
      "mom": {
        "moments": 2,
        "reduced order": 20
      },
      "transient": {
        "Point": 1,
        "timestep": 1e4
      }
    }
  }
}
```

IMPORT POWERGRID
& CONFIGURATIONS

PROTON

New Project

Project name:

Project location:

SPICE file:

Done

Open Project


Project location:

Done

SPICE FILE PARSING & POWERGRID ANALYSIS

SPICE Parsing &
Line extraction

Line visualization
(e.g., vias, segments)



LINE SPATIAL
DISCRET

Finite
Difference
Method

PROTON ENGINE (C++ Kernel)

LINE ANALYSIS

Eigendecomposition
of system matrix
&
DCT-II Transform

EM stress calculation
at all spatial points
independently with
near linear complexity

Segment
currents

VIAS TRANSIENT ANALYSIS


Original Model

Reduced Model

Transient EM stress
analysis on via and
blocking points with
an implicit Backward
Euler formula

PROTON

STRESS PLOTTING & RESULTS ANALYTICS



STRESS
RESULTS
EXPORT

Export Data

File format: ☒ .csv ☐ .txt

Data to export: EM Transient stress evolution on selected node

Columns to export: ☒ Time ☒ Stress

Line to export: M5_n0_3 - Cu00 378.0 1.0

Via point to export: 1

System to export: ☒ Original ☐ Reduced

Path to export file:

Done Cancel

Input/Output

User-driven act

Fully-automated act

Interaction w/ external tools
(Fully-automated)



Funded by
the European Union

PROTON: Physics-Based Electromigration Assessment on Modern VLSI Power Grids

Olympia Axelou

User Interface

✓ Simple and intuitive UI

The screenshot displays the PROTON software interface with the following components:

- Configuration Panel:** Includes settings for Line (Technology: AI, Temperature: 378.0 K, Width: 0.0001 um), Spatial Discretization (Parameter: Discret. points, Discretization points: 1000), and a button to Discretize powergrid line.
- Power Grid Panel:** A tree view showing a hierarchy of power grids (M2, M3, M4, M5) and individual lines (M5_n9_1 to M5_n9_17). M5_n9_15 is selected.
- Simulation Panel:** Contains options for Type (Line Analysis, Point Analysis), Analysis time, Timestep, and a checkbox for Model Order Reduction (MOR). A Simulate button is present.
- Plot results Panel:** Shows a Geometric plot of powergrid line M5_n9_15 and a Heatmap of EM stress on line M5_n9_15 at t=20.00y. It includes a toolbar with navigation and zoom tools.
- Export Data Dialog:** A modal window for exporting data. It allows selecting File format (.csv or .txt), Data to export (EM Transient stress evolution on selected node), Columns to export (Time, Stress), Line to export (M5_n9_15 - CuDD 378.0 0.0001), Via point to export (7), System to export (Original or Reduced), and Path to export file.
- Message Log:** A scrollable area at the bottom showing system messages, such as "Successfully discretized into 995 nodes in 0.513 seconds" and "Successfully performed in 0.150 seconds for the line M5_n9_15".

Analysis parameters

Visualization of selected line

Selection of line to analyze

Analysis results

Message log & power grid analytics



Funded by the European Union

PROTON: Physics-Based Electromigration Assessment on Modern VLSI Power Grids
Olympia Axelou

Command-Line Version

✓ Fully automated

```
$ powergrid_EM_analysis.tcl
...
1 # An automated script that parses a SPICE powergrid file and performs
2 # Electromigration (EM) analysis on the complete powergrid at specific
3 # time (e.g. chip lifetime) and finds the EM-susceptible lines.
4 # Then, some statistics on the parsed powergrid are reported as well
5 # as the line with the maximum stress.
6 #
7 # Author: Olympia Axelou
8 # Affiliation: University of Thessaly, Greece
9 # Date: 19/6/2023
10
11 # Create new project
12 set_powergrid C:\Users\olymp\Documents\GitHub\EM_analysis_tool\benchmarks\ibmpg1.
13 set_project_path C:\Users\olymp\Desktop
14 set_project_name automated_ibmpg1
15 parse_powergrid
16 # open_project C:\Users\olymp\Desktop\automated_ibmpg1
17
18 # Set technology, temperature, line width
19 set_technology CuDD
20 set_temperature 378
21 set_line_width 1
22
23 # Complete powergrid EM stress check at 20y (6.38e8s) for a random sample of 100
24 # and check for lines that exceed the critical stress of 10KPa
25 analyze 6.38e8 --sample 100 --critical 10000
26
27 # Export stats on the powergrid and EM stress results
28 report_powergrid_stats --file C:\Users\olymp\Desktop\powergrid_stats.txt
29 report_line_stress --maxstress --file C:\Users\olymp\Desktop\critical_line_stress.csv
30
31 # Quit
32 quit
```

source TCL
scripts

```
Command Prompt - python PROTON_CLI.py

PROTON v1.0
University of Thessaly, Greece
>$ (PROTON) set_powergrid example.spice
>$ (PROTON) set_project_path C:/Users/olymp/Desktop
>$ (PROTON) set_project_name example_cli_project
>$ (PROTON) parse_powergrid
Found layer M3, net 1
Found layer M4, net 2
Found layer M5, net 5
Found layer M6, net 6
Found layer M3, net 0
Found layer M4, net 3
Found layer M5, net 4
Found layer M6, net 7
Spice file was successfully parsed in 1.921 seconds and the project has been created at C:\Users\olymp\Desktop\example_cli_project.
>$ (PROTON) _
```

Simple command-
line interface



Funded by
the European Union

PROTON: Physics-Based Electromigration Assessment on Modern VLSI Power Grids
Olympia Axelou

We invite you to take a look!



Installation
guide



Integration of
custom kernels
guide

<https://github.com/oaxelou/PROTON>

Olympia Axelou

oaxelou@e-ce.uth.gr

University of Thessaly, Greece




UNIVERSITY OF
THESSALY

**Code available
on GitHub**



Extending PROTON to 2.5/3D Chiplets

- Challenges with Chiplet-Based Designs:
 - Increased interconnect density and complexity
 - Heterogeneous integration: **non-uniform stress** profiles
- Adapting PROTON for 2.5/3D:
 - Extend power grid line analysis to vertical interconnects (TSVs, micro-bumps)
 - **Seamless transition** from traditional 2D analysis
- Collaboration with Industry
 - Validation on chiplet benchmarks
 - **Adaptation** in 2.5/3D Design Flows



Q&A



Funded by
the European Union